# Σ-LINK Master IP

Communication master for Yaskawa Electric motor encoders

## Overview

 $\Sigma$ -LINK Master IP is an IP that supports  $\Sigma$ -LINK based on Yaskawa Electric's Encoder communication protocol. This IP transmits data collected from the products that support  $\Sigma$ -LINK to CPU.

## Features

- Collects data from products that support Σ-LINK by its serial communication link
- Supports Avalon<sup>®</sup> and APB bus for communication between FPGA and CPU collecting and processing data
- Supports CPU Interrupt

#### **Supported Devices**

#### Cyclone V


(\* Please contact Macnica sales department about other devices.)

## Deliverables

- Encrypted RTL (Verilog HDL)
- Reference design
- Sample driver
- User's manual

## **Device Resource Utilization**

 Cyclone V Logic utilization: 3,000 ALMs



- Transmits data collected from the products that support  $\Sigma\text{-LINK}$  to CPU.
- Interrupts to CPU